

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the application:

LISTING OF CLAIMS:

1. (currently amended): A base station of a radio-operated telecommunications system comprising:

a receiver processing received information; and

~~at least one or more digital signal processor~~processors, wherein each of said at least one
digital signal processor~~processors is~~ configured to perform a symbol rate processing and at least parts of a chip rate processing.
2. (previously presented): The base station as claimed in Claim 1, wherein the signal processor is also configured to perform a task allocation for controlling the chip rate processing and the symbol rate processing.
3. (original): The base station as claimed in Claim 1, the signal processor being designed such that firstly the chip rate processing and then the symbol rate processing can be performed.
4. (original): The base station as claimed in Claim 1, wherein an array or group of digital signal processors is provided.

5. (original): The base station as claimed in Claim 4, wherein the chip rate processing and the symbol rate processing can be distributed between sub-arrays or sub-groups of signal processors.

6. (original): The base station as claimed in Claim 1, wherein at least one memory is provided which is suitable for and provided for the intermediate storage of the received information.

7. (previously presented): The base station as claimed in Claim 1, wherein the chip rate processing comprises a despreading of the received information and wherein the signal processor is configured to dispread the received information.

8. (previously presented): The base station as claimed in Claim 1, wherein the symbol rate processing comprises a decoding of the received information.

9. (currently amended): A receiver for a base station of a radio-operated telecommunications system for processing received information with ~~at least one~~ or more digital signal ~~processors~~ processor, wherein each of said digital signal processors is configured for performing a symbol rate processing, ~~wherein the signal processor is also configured for performing~~ and at least parts of a chip rate processing.

10. (previously presented): A digital signal processor configured to execute symbol rate processing for a receiver of a base station of a radio-operated telecommunications system, wherein the signal processor is configured to perform at least parts of a chip rate processing.

11. (currently amended): A radio-operated telecommunications system comprising at least one of:

a base station having ~~at least one~~ or more digital signal ~~processor~~processors, wherein each of the digital signal processors is configured to perform a symbol rate processing and at least parts of a chip rate processing;

a receiver processing received information having said ~~at least one~~ or more digital signal ~~processor~~processors; and

said ~~at least one~~ or more digital ~~processor~~processors.

12. (currently amended): A process for operating a radio-operated telecommunications system, wherein information received by a base station is subjected to a symbol rate processing by ~~at least one~~ or more digital signal ~~processors~~processor, wherein at least a part of the chip rate processing is performed by same processor from the ~~at least one~~ digital signal ~~processors~~processor.

13. (original): The process as claimed in Claim 12, wherein firstly the chip rate processing and then the symbol rate processing is performed.

14. (original): The process as claimed in Claim 12, wherein a task allocation for controlling the chip rate processing and the symbol rate processing is performed by the at least one signal processor.

15. (original): The process as claimed in Claim 12, wherein an array or group of digital signal processors is provided, the chip rate processing and the symbol rate processing is distributed between sub-arrays or sub-groups of signal processors.

16. (original): The process as claimed in Claim 15, wherein the distribution of the array or group of signal processors between the chip rate processing and the symbol rate processing is performed by the task allocation.

17. and 18. (canceled).

19. (previously presented): The telecommunication system according to claim 11, wherein the telecommunication system is a code division multiple access (CDMA) telecommunications system.

20. (previously presented): A digital signal processor comprising:
means for executing symbol rate processing;

AMENDMENT UNDER 37 C.F.R. § 1.116
U.S. Appl. No. 09/981,784
Attorney Docket No.: Q66664

means for executing chip rate processing; and
means for switching over from said means for executing symbol rate processing to said
means for executing chip rate processing,
wherein the digital signal processor is disposed inside a receiver.

21. (previously presented): The digital signal processor according to claim 20, wherein
the means for switching instructs for transmission of information in the digital processor first to
the means for executing chip rate processing and then to the means for executing symbol rate
processing.

AMENDMENT UNDER 37 C.F.R. § 1.116
U.S. Appln. No. 09/981,784
Attorney Docket No.: Q66664

AMENDMENTS TO THE DRAWINGS

Applicant is submitting herewith one (1) sheet of replacement drawings. The submitted replacement sheet is intended to replace the original Figure filed with the application on October 19, 2001, and is believed to obviate the Examiner's objection to the drawings in the Office Action mailed August 8, 2005.

Attachment: One (1) Replacement Sheet